ltlsynt: improve documentation
This addresses a few points from #479. * doc/org/ltlsynt.tex: New file. * doc/Makefile.am: Add it. * doc/org/ltlsynt.org: Show the architecture, and mention more options. * bin/spot-x.cc: Document ltlsynt's -x options. * bin/ltlsynt.cc: Fix default value of --aiger, and typo in its documentation.
This commit is contained in:
parent
ee83e8e4c2
commit
590929fbcf
5 changed files with 229 additions and 20 deletions
|
|
@ -237,6 +237,20 @@ sets. By default this is only enabled when options -B or -S are used.") },
|
|||
"Chose which simulation based reduction to use: 1 force the \
|
||||
signature-based BDD implementation, 2 force matrix-based and 0, the default, \
|
||||
is a heristic wich choose which implementation to use.") },
|
||||
{ nullptr, 0, nullptr, 0, "Synthesis options:", 0 },
|
||||
{ DOC("specification-decomposition",
|
||||
"Set to 0 to disable specification decomposition. Default is 1.") },
|
||||
{ DOC("minimization-level",
|
||||
"Specify how AIGER circuits should be simplified. "
|
||||
"(0) no simplification, "
|
||||
"(1) bisimulation-based reduction, "
|
||||
"(2) simplification using language inclusion and output assignments, "
|
||||
"(3) exact minimization using a SAT solver, "
|
||||
"(4) bisimulation-based reduction before exact minimization via "
|
||||
"SAT solver, "
|
||||
"(5) simplification using output assignments before exact "
|
||||
"minimization via SAT solver. "
|
||||
"The default value is 1.") },
|
||||
{ nullptr, 0, nullptr, 0, nullptr, 0 }
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue